- Sort Score
- Result 10 results
- Languages All
Results 1 - 5 of 5 for vstx (0.05 sec)
-
src/cmd/asm/internal/asm/testdata/loong64enc1.s
FSCALEBD F4, F5, F6 // a6101101 FLOGBF F4, F5 // 85241401 FLOGBD F4, F5 // 85281401 // VSTX/VLDX/XVSTX/XVLDX instructions VMOVQ V2, (R5)(R5) // a2144438 VMOVQ (R4)(R5), V2 // 82144038 XVMOVQ X2, (R4)(R5) // 82144c38 XVMOVQ (R4)(R5), X2 // 82144838 // VST/VLD/XVST/XVLD instructions VMOVQ V2, (R4) // 8200402c VMOVQ V2, 3(R4) // 820c402c
Registered: Tue Dec 30 11:13:12 UTC 2025 - Last Modified: Thu Nov 27 00:46:52 UTC 2025 - 44.5K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/arm64.s
VST1.P V4.D[1], 8(R0) // 04849f4d VST1.P V4.D[1], (R0)(R1) // 0484814d VST1 V4.D[1], (R0) // 0484004d VST2 [V22.H8, V23.H8], (R23) // f686004c VST2.P [V14.H4, V15.H4], 16(R17) // 2e869f0c VST2.P [V14.H4, V15.H4], (R3)(R17) // 6e84910c VST3 [V1.D2, V2.D2, V3.D2], (R11) // 614d004c
Registered: Tue Dec 30 11:13:12 UTC 2025 - Last Modified: Mon Nov 10 17:34:13 UTC 2025 - 96.1K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/arm64error.s
VLD1 (R8)(R13), [V2.B16] // ERROR "illegal combination" VLD1 8(R9), [V2.B16] // ERROR "illegal combination" VST1 [V1.B16], (R8)(R13) // ERROR "illegal combination" VST1 [V1.B16], 9(R2) // ERROR "illegal combination" VLD1 8(R8)(R13), [V2.B16] // ERROR "illegal combination"
Registered: Tue Dec 30 11:13:12 UTC 2025 - Last Modified: Tue Oct 14 19:00:00 UTC 2025 - 38.4K bytes - Viewed (0) -
fess-crawler/src/main/resources/org/codelibs/fess/crawler/mime/tika-mimetypes.xml
<_comment>Office Open XML Visio Template (macro-free)</_comment> <glob pattern="*.vstx"/> <sub-class-of type="application/x-tika-visio-ooxml"/> </mime-type> <mime-type type="application/vnd.ms-visio.stencil"> <_comment>Office Open XML Visio Stencil (macro-free)</_comment> <glob pattern="*.vssx"/> <sub-class-of type="application/x-tika-visio-ooxml"/> </mime-type>
Registered: Sat Dec 20 11:21:39 UTC 2025 - Last Modified: Thu Oct 16 07:46:32 UTC 2025 - 320.2K bytes - Viewed (5) -
lib/fips140/v1.1.0-rc1.zip
V26.B16, V0.B16, V0.B16 // iota SUB $1, R2, R2 CBNZ R2, loop VST1.P [V0.D1, V1.D1], 16(R0) VST1.P [V2.D1, V3.D1], 16(R0) VST1.P [V4.D1, V5.D1], 16(R0) VST1.P [V6.D1, V7.D1], 16(R0) VST1.P [V8.D1, V9.D1], 16(R0) VST1.P [V10.D1, V11.D1], 16(R0) VST1.P [V12.D1, V13.D1], 16(R0) VST1.P [V14.D1, V15.D1], 16(R0) VST1.P [V16.D1, V17.D1], 16(R0) VST1.P [V18.D1, V19.D1], 16(R0) VST1.P [V20.D1, V21.D1], 16(R0) VST1.P [V22.D1, V23.D1], 16(R0) VST1 [V24.D1], (R0) RET DATA round_consts<>+0x00(SB)/8, $0x0000000000000001...
Registered: Tue Dec 30 11:13:12 UTC 2025 - Last Modified: Thu Dec 11 16:27:41 UTC 2025 - 663K bytes - Viewed (0)