Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 4 of 4 for ZR (0.07 sec)

  1. src/cmd/asm/internal/asm/testdata/arm64.s

    	LDORD	R5, (R6), ZR                         // df3025f8
    	LDORW	R5, (R6), ZR                         // df3025b8
    	LDORH	R5, (R6), ZR                         // df302578
    	LDORB	R5, (R6), ZR                         // df302538
    	LDORLD	R5, (R6), ZR                         // df3065f8
    	LDORLW	R5, (R6), ZR                         // df3065b8
    	LDORLH	R5, (R6), ZR                         // df306578
    Registered: Tue Dec 30 11:13:12 UTC 2025
    - Last Modified: Mon Nov 10 17:34:13 UTC 2025
    - 96.1K bytes
    - Viewed (0)
  2. src/archive/zip/reader_test.go

    	err = zw.Close()
    	if err != nil {
    		t.Fatalf("close zip writer: %v", err)
    
    	}
    
    	zr, err := NewReader(bytes.NewReader(buf.Bytes()), int64(buf.Len()))
    	if err != nil {
    		t.Fatalf("create zip reader: %v", err)
    
    	}
    	var count int
    	var errRepeat = errors.New("repeated call to path")
    	err = fs.WalkDir(zr, ".", func(p string, d fs.DirEntry, err error) error {
    		count++
    Registered: Tue Dec 30 11:13:12 UTC 2025
    - Last Modified: Fri Oct 17 20:10:27 UTC 2025
    - 56.5K bytes
    - Viewed (0)
  3. src/cmd/asm/internal/asm/testdata/arm64error.s

    	TLBI	PLDL1KEEP                                        // ERROR "illegal argument"
    	TLBI	VMALLE1IS, R0                                    // ERROR "extraneous register at operand 2"
    	TLBI	ALLE3OS, ZR                                      // ERROR "extraneous register at operand 2"
    	TLBI	VAE1IS                                           // ERROR "missing register at operand 2"
    Registered: Tue Dec 30 11:13:12 UTC 2025
    - Last Modified: Tue Oct 14 19:00:00 UTC 2025
    - 38.4K bytes
    - Viewed (0)
  4. lib/fips140/v1.1.0-rc1.zip

    MOVD sign+24(FP), hlp0 MOVD sel+32(FP), hlp1 MOVD zero+40(FP), t2 MOVD $1, t0 CMP $0, t2 CSEL EQ, ZR, t0, t2 CMP $0, hlp1 CSEL EQ, ZR, t0, hlp1 MOVD p256const0<>(SB), const0 MOVD p256const1<>(SB), const1 EOR t2<<1, hlp1 // Negate y2in based on sign LDP 2*16(b_ptr), (y0, y1) LDP 3*16(b_ptr), (y2, y3) MOVD $-1, acc0 SUBS y0, acc0, acc0 SBCS y1, const0, acc1 SBCS y2, ZR, acc2 SBCS y3, const1, acc3 SBC $0, ZR, t0 ADDS $-1, acc0, acc4 ADCS const0, acc1, acc5 ADCS $0, acc2, acc6 ADCS const1, acc3, acc7 ADC...
    Registered: Tue Dec 30 11:13:12 UTC 2025
    - Last Modified: Thu Dec 11 16:27:41 UTC 2025
    - 663K bytes
    - Viewed (0)
Back to top