- Sort Score
- Num 10 results
- Language All
Results 1 - 4 of 4 for X0 (0.01 seconds)
-
src/cmd/asm/internal/asm/testdata/riscv64error.s
// license that can be found in the LICENSE file. TEXT errors(SB),$0 CSRRC (X10), CYCLE, X5 // ERROR "integer register or immediate expected for 1st operand" CSRRC X0, TU, X5 // ERROR "unknown CSR" CSRRC X0, CYCLE // ERROR "missing CSR name" CSRRC X0, CYCLE, (X10) // ERROR "needs an integer register output" CSRRC $-1, TIME, X15 // ERROR "immediate out of range 0 to 31" CSRRCI $32, TIME, X15 // ERROR "immediate out of range 0 to 31"
Created: Tue Apr 07 11:13:11 GMT 2026 - Last Modified: Wed Apr 01 04:17:57 GMT 2026 - 27.2K bytes - Click Count (0) -
android/guava-tests/test/com/google/common/hash/FarmHashFingerprint64Test.java
h ^= fingerprint(buf, bufLen); h = remix(h); buf[bufLen++] = getChar(h); int x0 = buf[bufLen - 1] & 0xff; int x1 = buf[bufLen - 2] & 0xff; int x2 = buf[bufLen - 3] & 0xff; int x3 = buf[bufLen / 2] & 0xff; buf[((x0 << 16) + (x1 << 8) + x2) % bufLen] ^= x3; buf[((x1 << 16) + (x2 << 8) + x3) % bufLen] ^= i % 256; }Created: Fri Apr 03 12:43:13 GMT 2026 - Last Modified: Thu Mar 19 18:53:45 GMT 2026 - 6.4K bytes - Click Count (0) -
src/cmd/asm/internal/asm/testdata/riscv64.s
// 7.1: CSR Instructions CSRRC X0, CYCLE, X5 // f33200c0 CSRRC X0, CYCLE, X0 // 733000c0 CSRRC X10, CYCLE, X5 // f33205c0 CSRRC $2, TIME, X5 // f37211c0 CSRRCI $2, TIME, X5 // f37211c0 CSRRS X0, CYCLE, X5 // f32200c0 CSRRS X0, CYCLE, X0 // 732000c0 CSRRS X10, CYCLE, X5 // f32205c0 CSRRS $2, TIME, X5 // f36211c0 CSRRS X0, VLENB, X5 // f32220c2
Created: Tue Apr 07 11:13:11 GMT 2026 - Last Modified: Sat Apr 04 05:25:40 GMT 2026 - 74.2K bytes - Click Count (0) -
src/cmd/asm/internal/asm/asm.go
prog.To.Type = obj.TYPE_CONST x0 := p.getConstant(prog, op, &a[0]) x1 := p.getConstant(prog, op, &a[1]) x2 := int64(p.getRegister(prog, op, &a[2])) x3 := int64(p.getRegister(prog, op, &a[3])) x4 := int64(p.getRegister(prog, op, &a[4])) x5 := p.getConstant(prog, op, &a[5]) // Cond is handled specially for this instruction. offset, MRC, ok := arch.ARMMRCOffset(op, cond, x0, x1, x2, x3, x4, x5) if !ok {
Created: Tue Apr 07 11:13:11 GMT 2026 - Last Modified: Fri Mar 20 17:02:17 GMT 2026 - 27.5K bytes - Click Count (0)