Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 3 of 3 for V27 (0.04 sec)

  1. src/hash/crc32/crc32_ppc64le.s

    #define off16	R16
    #define off32	R17
    #define off48	R18
    #define off64	R19
    #define off80	R20
    #define off96	R21
    #define	off112	R22
    
    #define const1	V24
    #define const2	V25
    
    #define byteswap	V26
    #define mask_32bit	V27
    #define mask_64bit	V28
    #define zeroes		V29
    
    #define MAX_SIZE	32*1024
    #define REFLECT
    
    TEXT ·ppc64SlicingUpdateBy8(SB), NOSPLIT|NOFRAME, $0-44
    	MOVWZ	crc+0(FP), R3   // incoming crc
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon May 06 12:09:50 UTC 2024
    - 13.1K bytes
    - Viewed (0)
  2. src/runtime/asm_ppc64x.s

    	MOVD	$-144, R12
    	STVX	V23, (R0+R12)
    	MOVD	$-128, R12
    	STVX	V24, (R0+R12)
    	MOVD	$-112, R12
    	STVX	V25, (R0+R12)
    	MOVD	$-96, R12
    	STVX	V26, (R0+R12)
    	MOVD	$-80, R12
    	STVX	V27, (R0+R12)
    	MOVD	$-64, R12
    	STVX	V28, (R0+R12)
    	MOVD	$-48, R12
    	STVX	V29, (R0+R12)
    	MOVD	$-32, R12
    	STVX	V30, (R0+R12)
    	MOVD	$-16, R12
    	STVX	V31, (R0+R12)
    	RET
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 22 18:17:17 UTC 2024
    - 45.4K bytes
    - Viewed (0)
  3. tensorflow/compiler/mlir/tf2xla/tests/legalize-tf.mlir

      // CHECK-DAG: %[[V26:.*]] = mhlo.subtract %[[V17]], %[[V24]] : tensor<1x22x128xi32>
      // CHECK-DAG: %[[V27:.*]] = mhlo.select %[[V25]], %[[V26]], %[[V5]] : tensor<1x22x128xi1>, tensor<1x22x128xi32>
      // CHECK-DAG: %[[V28:.*]] = mhlo.maximum %[[V18]], %[[V5]] : tensor<1x22x128xi32>
      // CHECK-DAG: %[[V29:.*]] = mhlo.subtract %[[V28]], %[[V27]] : tensor<1x22x128xi32>
      // CHECK-DAG: %[[V30:.*]] = mhlo.maximum %[[V19]], %[[V5]] : tensor<1x22x128xi32>
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Mon May 06 18:46:23 UTC 2024
    - 335.5K bytes
    - Viewed (0)
Back to top