Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 4 of 4 for LBAR (0.03 sec)

  1. src/cmd/go/internal/work/security_test.go

    		if err := checkCompilerFlags("test", "test", f); err == nil {
    			t.Errorf("missing error for %q", f)
    		}
    	}
    }
    
    var goodLinkerFlags = [][]string{
    	{"-Fbar"},
    	{"-lbar"},
    	{"-Lbar"},
    	{"-fpic"},
    	{"-fno-pic"},
    	{"-fPIC"},
    	{"-fno-PIC"},
    	{"-fpie"},
    	{"-fno-pie"},
    	{"-fPIE"},
    	{"-fno-PIE"},
    	{"-fsanitize=hands"},
    	{"-g"},
    	{"-ggdb"},
    	{"-march=souza"},
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon May 20 15:47:34 UTC 2024
    - 7.3K bytes
    - Viewed (0)
  2. src/cmd/asm/internal/asm/testdata/ppc64.s

    	PASTECC R3, R4                  // 7c23270d
    	COPY R3, R4                     // 7c23260c
    
    	// load-and-reserve
    	LBAR (R4)(R3*1),$1,R5           // 7ca32069
    	LBAR (R4)(R0),$1,R5             // 7ca02069
    	LBAR (R4),$0,R5                 // 7ca02068
    	LBAR (R3),R5                    // 7ca01868
    	LHAR (R4)(R3*1),$1,R5           // 7ca320e9
    	LHAR (R4)(R0),$1,R5             // 7ca020e9
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri May 17 21:53:50 UTC 2024
    - 50.2K bytes
    - Viewed (0)
  3. src/cmd/compile/internal/ppc64/ssa.go

    			p.To.Type = rt
    			p.To.Reg = y
    		}
    
    	case ssa.OpPPC64LoweredAtomicAnd8,
    		ssa.OpPPC64LoweredAtomicAnd32,
    		ssa.OpPPC64LoweredAtomicOr8,
    		ssa.OpPPC64LoweredAtomicOr32:
    		// LWSYNC
    		// LBAR/LWAR	(Rarg0), Rtmp
    		// AND/OR	Rarg1, Rtmp
    		// STBCCC/STWCCC Rtmp, (Rarg0)
    		// BNE		-3(PC)
    		ld := ppc64.ALBAR
    		st := ppc64.ASTBCCC
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 22 19:59:38 UTC 2024
    - 55.4K bytes
    - Viewed (0)
  4. src/cmd/compile/internal/ssa/_gen/PPC64Ops.go

    		// atomic 8/32 and/or.
    		// *arg0 &= (|=) arg1. arg2=mem. returns memory. auxint must be zero.
    		// LBAR/LWAT	(Rarg0), Rtmp
    		// AND/OR	Rarg1, Rtmp
    		// STBCCC/STWCCC Rtmp, (Rarg0), Rtmp
    		// BNE		Rtmp, -3(PC)
    		{name: "LoweredAtomicAnd8", argLength: 3, reg: gpstore, asm: "AND", faultOnNilArg0: true, hasSideEffects: true},
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 22 19:59:38 UTC 2024
    - 43.8K bytes
    - Viewed (0)
Back to top