- Sort Score
- Result 10 results
- Languages All
Results 1 - 10 of 13 for r0 (0.04 sec)
-
src/cmd/asm/internal/asm/testdata/armerror.s
MOVB F0, R0 // ERROR "illegal combination" MOVH F0, R0 // ERROR "illegal combination" MOVB R0, F0 // ERROR "illegal combination" MOVH R0, F0 // ERROR "illegal combination" MOVB R0>>0(R1), R2 // ERROR "bad shift" MOVB R0->0(R1), R2 // ERROR "bad shift" MOVB R0@>0(R1), R2 // ERROR "bad shift" MOVBS R0>>0(R1), R2 // ERROR "bad shift"
Registered: Tue Dec 30 11:13:12 UTC 2025 - Last Modified: Wed Oct 23 15:18:14 UTC 2024 - 14.5K bytes - Viewed (0) -
android/guava-tests/test/com/google/common/util/concurrent/RateLimiterTest.java
limiter.acquire(); // #7 } assertEvents( "R0.00, R1.38, R1.13, R0.88, R0.63, R0.50, R0.50, R0.50", // #1 "U0.50", // #2 "U4.00", // #3 "R0.00, R1.38, R1.13, R0.88, R0.63, R0.50, R0.50, R0.50", // #4 "U0.50", // #5 "U2.00", // #6 "R0.00, R0.50, R0.50, R0.50, R0.50, R0.50, R0.50, R0.50"); // #7 } public void testWarmUpWithColdFactor() {
Registered: Fri Dec 26 12:43:10 UTC 2025 - Last Modified: Tue Oct 28 18:19:59 UTC 2025 - 21.9K bytes - Viewed (0) -
guava-tests/test/com/google/common/util/concurrent/RateLimiterTest.java
limiter.acquire(); // #7 } assertEvents( "R0.00, R1.38, R1.13, R0.88, R0.63, R0.50, R0.50, R0.50", // #1 "U0.50", // #2 "U4.00", // #3 "R0.00, R1.38, R1.13, R0.88, R0.63, R0.50, R0.50, R0.50", // #4 "U0.50", // #5 "U2.00", // #6 "R0.00, R0.50, R0.50, R0.50, R0.50, R0.50, R0.50, R0.50"); // #7 } public void testWarmUpWithColdFactor() {
Registered: Fri Dec 26 12:43:10 UTC 2025 - Last Modified: Tue Oct 28 18:19:59 UTC 2025 - 21.9K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/arm64.s
ADRP 12(PC), R2 // 02000090 // LDP/STP LDP (R0), (R0, R1) // 000440a9 LDP (R0), (R1, R2) // 010840a9 LDP 8(R0), (R1, R2) // 018840a9 LDP -8(R0), (R1, R2) // 01887fa9 LDP 11(R0), (R1, R2) // 1b2c0091610b40a9 LDP 1024(R0), (R1, R2) // 1b001091610b40a9 LDP.W 8(R0), (R1, R2) // 0188c0a9 LDP.P 8(R0), (R1, R2) // 0188c0a8 LDP (RSP), (R1, R2) // e10b40a9
Registered: Tue Dec 30 11:13:12 UTC 2025 - Last Modified: Mon Nov 10 17:34:13 UTC 2025 - 96.1K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/ppc64.s
CMP R3, R0 // 7c230000 CMP R3, R0, CR1 // CMP R3,CR1,R0 // 7ca30000 CMPU R3, R4 // 7c232040 CMPU R3, R0 // 7c230040 CMPU R3, R0, CR2 // CMPU R3,CR2,R0 // 7d230040 CMPW R3, R4 // 7c032000 CMPW R3, R0 // 7c030000 CMPW R3, R0, CR3 // CMPW R3,CR3,R0 // 7d830000
Registered: Tue Dec 30 11:13:12 UTC 2025 - Last Modified: Thu Nov 21 18:27:17 UTC 2024 - 51.7K bytes - Viewed (0) -
doc/asm.html
</li> <li> <code>(R2)(R0)</code>: The location at <code>R0</code> plus <code>R2</code>. </li> <li> <code>R0.UXTB</code> <br> <code>R0.UXTB<<imm</code>: <code>UXTB</code>: extract an 8-bit value from the low-order bits of <code>R0</code> and zero-extend it to the size of <code>R0</code>. <code>R0.UXTB<<imm</code>: left shift the result of <code>R0.UXTB</code> by <code>imm</code> bits.
Registered: Tue Dec 30 11:13:12 UTC 2025 - Last Modified: Fri Nov 14 19:09:46 UTC 2025 - 36.5K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/s390x.s
RXSBGT $17, $8, $16, R9, R10 // eca991081057 ROSBGT $9, $24, $11, R11, R0 // ec0b89180b56 RISBG $0, $31, $32, R1, R2 // ec21001f2055 RISBGN $17, $8, $16, R3, R4 // ec4311081059 RISBGZ $9, $24, $11, R5, R6 // ec6509980b55 RISBGNZ $0, $31, $32, R7, R8 // ec87009f2059 RISBHG $17, $8, $16, R9, R10 // eca91108105d RISBLG $9, $24, $11, R11, R0 // ec0b09180b51 RISBHGZ $17, $8, $16, R9, R10 // eca91188105d
Registered: Tue Dec 30 11:13:12 UTC 2025 - Last Modified: Wed Jul 30 19:29:15 UTC 2025 - 22.9K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/arm64error.s
Registered: Tue Dec 30 11:13:12 UTC 2025 - Last Modified: Tue Oct 14 19:00:00 UTC 2025 - 38.4K bytes - Viewed (0) -
src/cmd/asm/internal/asm/parse.go
return 10 } if name[0] != 'R' { p.errorf("expected g or R0 through R15; found %s", name) return 0 } r, ok := p.registerReference(name) if !ok { return 0 } reg := r - p.arch.Register["R0"] if reg < 0 { // Could happen for an architecture having other registers prefixed by R p.errorf("expected g or R0 through R15; found %s", name) return 0 } return uint16(reg) }
Registered: Tue Dec 30 11:13:12 UTC 2025 - Last Modified: Wed Nov 12 03:59:40 UTC 2025 - 37.3K bytes - Viewed (0) -
lib/fips140/v1.1.0-rc1.zip
is in [0, 15]. func decompose32(r fieldElement) (r1 byte, r0 int32) { x := fieldFromMontgomery(r) r1 = highBits32(x) // r - r1 * (2 * γ2) mod± q r0 = int32(x) - int32(r1)*2*(q-1)/32 r0 = constantTimeSelectLe(q/2+1, r0, r0-q, r0) return r1, r0 } // useHint32 implements UseHint from FIPS 204 for γ2 = (q - 1) / 32. func useHint32(r fieldElement, hint byte) byte { const m = 16 // (q − 1) / (2 * γ2) r1, r0 := decompose32(r) if hint == 1 { if r0 > 0 { r1 = (r1 + 1) % m } else { // Underflow is safe, because...
Registered: Tue Dec 30 11:13:12 UTC 2025 - Last Modified: Thu Dec 11 16:27:41 UTC 2025 - 663K bytes - Viewed (0)