- Sort Score
- Result 10 results
- Languages All
Results 1 - 10 of 11 for R5 (0.1 sec)
-
src/cmd/asm/internal/asm/testdata/loong64enc4.s
ADDV $0x27312345fffff800, R4, R5 // ADDV $2824077224892692480, R4, R5 // 1e00a002be682416decf090385f81000 AND $0x27312345fffff800, R4 // AND $2824077224892692480, R4 // 1e00a002be682416decf090384f81400 AND $0x27312345fffff800, R4, R5 // AND $2824077224892692480, R4, R5 // 1e00a002be682416decf090385f81400 // ADDV/AND C_DCON32_0, [r1], r2
Registered: Tue Sep 09 11:13:09 UTC 2025 - Last Modified: Thu Feb 20 14:31:35 UTC 2025 - 3.2K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/arm64error.s
Registered: Tue Sep 09 11:13:09 UTC 2025 - Last Modified: Wed Mar 26 10:48:50 UTC 2025 - 37.9K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/loong64enc3.s
MOVW R4, 65536(R5) // 1e020014de971000c4038029 MOVW R4, 4096(R5) // 3e000014de971000c4038029 MOVWU R4, 65536(R5) // 1e020014de971000c4038029 MOVWU R4, 4096(R5) // 3e000014de971000c4038029 MOVV R4, 65536(R5) // 1e020014de971000c403c029 MOVV R4, 4096(R5) // 3e000014de971000c403c029 MOVB R4, 65536(R5) // 1e020014de971000c4030029 MOVB R4, 4096(R5) // 3e000014de971000c4030029
Registered: Tue Sep 09 11:13:09 UTC 2025 - Last Modified: Thu Feb 20 14:31:35 UTC 2025 - 10.4K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/loong64enc5.s
ADDV $0xfedcba9876543210, R5, R4 // ADDV $-81985529216486896, R5, R4 // 7ea8ec14de4388031e539717deb73f03a4f81000 ADDV $0x4edcba9876543210, R4 // ADDV $5682621993817747984, R4 // 7ea8ec14de4388031e539717deb7130384f81000 ADDV $0x4edcba9876543210, R5, R4 // ADDV $5682621993817747984, R5, R4 // 7ea8ec14de4388031e539717deb71303a4f81000
Registered: Tue Sep 09 11:13:09 UTC 2025 - Last Modified: Fri May 16 05:00:16 UTC 2025 - 1.5K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/s390x.s
SLW R2, R3, R6 // eb63200000df SLD $4, R3, R6 // eb630004000d SLD R2, R3, R6 // eb632000000d SRAD $4, R5, R8 // eb850004000a SRAD R3, R5, R8 // eb853000000a SRAW $4, R5, R8 // eb85000400dc SRAW R3, R5, R8 // eb85300000dc RLL R1, R2, R3 // eb321000001d RLL $4, R2, R3 // eb320004001d
Registered: Tue Sep 09 11:13:09 UTC 2025 - Last Modified: Wed Jul 30 19:29:15 UTC 2025 - 22.9K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/loong64enc2.s
ADDV $65536, R4, R5 // 1e02001485f81000 ADDV $4096, R4, R5 // 3e00001485f81000 ADDV $65536, R4 // 1e02001484f81000 ADDV $4096, R4 // 3e00001484f81000 AND $65536, R4, R5 // 1e02001485f81400 AND $4096, R4, R5 // 3e00001485f81400 AND $65536, R4 // 1e02001484f81400 AND $4096, R4 // 3e00001484f81400 SGT $65536, R4, R5 // 1e02001485781200 SGT $4096, R4, R5 // 3e00001485781200
Registered: Tue Sep 09 11:13:09 UTC 2025 - Last Modified: Sat Mar 01 01:10:24 UTC 2025 - 5.6K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/loong64enc1.s
ADDV R4, R5 // a5901000 AND R4, R5 // a5901400 NEGW R4, R5 // 05101100 NEGV R4, R5 // 05901100 SLL R4, R5 // a5101700 SLL R4, R5, R6 // a6101700 SRL R4, R5 // a5901700 SRL R4, R5, R6 // a6901700 SRA R4, R5 // a5101800 SRA R4, R5, R6 // a6101800 ROTR R4, R5 // a5101b00 ROTR R4, R5, R6 // a6101b00 SLLV R4, R5 // a5901800 SLLV R4, R5, R6 // a6901800 ROTRV R4, R5 // a5901b00
Registered: Tue Sep 09 11:13:09 UTC 2025 - Last Modified: Thu Sep 04 19:24:25 UTC 2025 - 35.5K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/arm64.s
SWPLD R5, (RSP), R7 // e78365f8 SWPLW R5, (R6), R7 // c78065b8 SWPLW R5, (RSP), R7 // e78365b8 SWPLH R5, (R6), R7 // c7806578 SWPLH R5, (RSP), R7 // e7836578 SWPLB R5, (R6), R7 // c7806538 SWPLB R5, (RSP), R7 // e7836538
Registered: Tue Sep 09 11:13:09 UTC 2025 - Last Modified: Wed Mar 26 10:48:50 UTC 2025 - 95.3K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/loong64error.s
Registered: Tue Sep 09 11:13:09 UTC 2025 - Last Modified: Thu Sep 04 19:24:25 UTC 2025 - 454 bytes - Viewed (0) -
lib/fips140/v1.0.0.zip
R6-R12. ADD $112, R5 // Load xk[28:35] and cipher LXVD2X (R0+R5), V1 LXVD2X (R6+R5), V2 VCIPHER V0, V1, V0 VCIPHER V0, V2, V0 // Load xk[36:43] and cipher LXVD2X (R7+R5), V1 LXVD2X (R8+R5), V2 BEQ CR1, Ldec_tail // Key size 10? VCIPHER V0, V1, V0 VCIPHER V0, V2, V0 // Load xk[44:51] and cipher LXVD2X (R9+R5), V1 LXVD2X (R10+R5), V2 BEQ CR2, Ldec_tail // Key size 12? VCIPHER V0, V1, V0 VCIPHER V0, V2, V0 // Load xk[52:59] and cipher LXVD2X (R11+R5), V1 LXVD2X (R12+R5), V2 BNE CR3, Linvalid_key_len // Not...
Registered: Tue Sep 09 11:13:09 UTC 2025 - Last Modified: Wed Jan 29 15:10:35 UTC 2025 - 635K bytes - Viewed (0)