Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 10 for NOSPLIT (0.06 sec)

  1. src/cmd/asm/internal/asm/testdata/s390x.s

    	VSTRCZHS V18, V20, V22, V24	// e78241306f8a
    	VSTRCZFS V18, V20, V22, V24	// e78242306f8a
    
    	RET
    	RET	foo(SB)
    
    TEXT main·init(SB),DUPOK|NOSPLIT,$0 // TEXT main.init(SB), DUPOK|NOSPLIT, $0
    	RET
    
    TEXT main·main(SB),DUPOK|NOSPLIT,$0 // TEXT main.main(SB), DUPOK|NOSPLIT, $0
    	BL      main·foo(SB)    // CALL main.foo(SB)
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Wed Sep 18 15:49:24 UTC 2024
    - 22.1K bytes
    - Viewed (0)
  2. src/cmd/asm/internal/asm/testdata/armv6.s

    // Copyright 2017 The Go Authors. All rights reserved.
    // Use of this source code is governed by a BSD-style
    // license that can be found in the LICENSE file.
    
    #include "../../../../../runtime/textflag.h"
    
    TEXT	foo(SB), DUPOK|NOSPLIT, $0
    
    	ADDF	F0, F1, F2    // 002a31ee
    	ADDD.EQ	F3, F4, F5    // 035b340e
    	ADDF.NE	F0, F2        // 002a321e
    	ADDD	F3, F5        // 035b35ee
    	SUBF	F0, F1, F2    // 402a31ee
    	SUBD.EQ	F3, F4, F5    // 435b340e
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Wed Oct 23 15:18:14 UTC 2024
    - 4.7K bytes
    - Viewed (0)
  3. src/cmd/asm/internal/asm/testdata/loong64enc3.s

    // Copyright 2022 The Go Authors. All rights reserved.
    // Use of this source code is governed by a BSD-style
    // license that can be found in the LICENSE file.
    
    #include "../../../../../runtime/textflag.h"
    
    TEXT asmtest(SB),DUPOK|NOSPLIT,$0
    	MOVW	$65536(R4), R5			// 1e020014de03800385f81000
    	MOVW	$4096(R4), R5 			// 3e000014de03800385f81000
    	MOVV	$65536(R4), R5			// 1e020014de03800385f81000
    	MOVV	$4096(R4), R5			// 3e000014de03800385f81000
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Mon Jul 29 14:29:30 UTC 2024
    - 5.9K bytes
    - Viewed (0)
  4. src/cmd/asm/internal/asm/asm.go

    	}
    
    	// Issue an error if we see a function defined as ABIInternal
    	// without NOSPLIT. In ABIInternal, obj needs to know the function
    	// signature in order to construct the morestack path, so this
    	// currently isn't supported for asm functions.
    	if nameAddr.Sym.ABI() == obj.ABIInternal && flag&obj.NOSPLIT == 0 {
    		p.errorf("TEXT %q: ABIInternal requires NOSPLIT", name)
    	}
    
    	// Next operand is the frame and arg size.
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Mon Oct 21 14:11:44 UTC 2024
    - 25.5K bytes
    - Viewed (0)
  5. doc/asm.html

    After the symbol, the arguments are flags (see below)
    and the frame size, a constant (but see below):
    </p>
    
    <pre>
    TEXT runtime·profileloop(SB),NOSPLIT,$8
    	MOVQ	$runtime·profileloop1(SB), CX
    	MOVQ	CX, 0(SP)
    	CALL	runtime·externalthreadhandler(SB)
    	RET
    </pre>
    
    <p>
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Tue Nov 28 19:15:27 UTC 2023
    - 36.3K bytes
    - Viewed (0)
  6. src/cmd/asm/internal/asm/testdata/loong64enc1.s

    // Copyright 2022 The Go Authors. All rights reserved.
    // Use of this source code is governed by a BSD-style
    // license that can be found in the LICENSE file.
    
    #include "../../../../../runtime/textflag.h"
    
    TEXT asmtest(SB),DUPOK|NOSPLIT,$0
    lable1:
    	BFPT	1(PC)			// 00050048
    	BFPT	lable1	// BFPT 2	//1ffdff4b
    
    lable2:
    	BFPF	1(PC)			// 00040048
    	BFPF	lable2	// BFPF 4 	// 1ffcff4b
    
    	// relocation in play so the assembled offset should be 0
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Sat Nov 02 01:36:19 UTC 2024
    - 11.6K bytes
    - Viewed (0)
  7. src/cmd/asm/internal/asm/testdata/riscv64.s

    // Copyright 2019 The Go Authors. All rights reserved.
    // Use of this source code is governed by a BSD-style
    // license that can be found in the LICENSE file.
    
    #include "../../../../../runtime/textflag.h"
    
    TEXT asmtest(SB),DUPOK|NOSPLIT,$0
    start:
    	//
    	// Unprivileged ISA
    	//
    
    	// 2.4: Integer Computational Instructions
    
    	ADDI	$2047, X5				// 9382f27f
    	ADDI	$-2048, X5				// 93820280
    	ADDI	$2048, X5				// 9382024093820240
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Fri Oct 25 12:05:29 UTC 2024
    - 16.8K bytes
    - Viewed (0)
  8. src/cmd/asm/internal/asm/testdata/ppc64.s

    // In case of index mode instructions, usage of
    // (Rx)(R0) is equivalent to (Rx+R0)
    // In case of base+displacement mode instructions if
    // the offset is 0, usage of (Rx) is equivalent to 0(Rx)
    TEXT asmtest(SB),DUPOK|NOSPLIT,$0
    	// move constants
    	MOVD $1, R3                     // 38600001
    	MOVD $-1, R4                    // 3880ffff
    	MOVD $65535, R5                 // 6005ffff
    	MOVD $65536, R6                 // 3cc00001
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Tue Oct 29 13:14:38 UTC 2024
    - 51K bytes
    - Viewed (0)
  9. src/cmd/asm/internal/asm/testdata/arm.s

    // the old assembler's (5a's) grammar and hand-writing complete
    // instructions for each rule, to guarantee we cover the same space.
    
    #include "../../../../../runtime/textflag.h"
    
    TEXT	foo(SB), DUPOK|NOSPLIT, $0
    
    // ADD
    //
    //	LTYPE1 cond imsr ',' spreg ',' reg
    //	{
    //		outcode($1, $2, &$3, $5, &$7);
    //	}
    // Cover some operand space here too.
    	ADD	$1, R2, R3
    	ADD	R1<<R2, R3, R4
    	ADD	R1>>R2, R3, R4
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Fri Dec 15 20:51:01 UTC 2023
    - 69K bytes
    - Viewed (0)
  10. src/cmd/asm/internal/asm/testdata/arm64.s

    // the old assembler's (7a's) grammar and hand-writing complete
    // instructions for each rule, to guarantee we cover the same space.
    
    #include "../../../../../runtime/textflag.h"
    
    TEXT	foo(SB), DUPOK|NOSPLIT, $-8
    
    // arithmetic operations
    	ADDW	$1, R2, R3
    	ADDW	R1, R2, R3
    	ADDW	R1, ZR, R3
    	ADD	$1, R2, R3
    	ADD	R1, R2, R3
    	ADD	R1, ZR, R3
    	ADD	$1, R2, R3
    	ADDW	$1, R2
    	ADDW	R1, R2
    	ADD	$1, R2
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Wed Jul 24 18:45:14 UTC 2024
    - 95.2K bytes
    - Viewed (0)
Back to top