- Sort Score
- Result 10 results
- Languages All
Results 1 - 10 of 91 for AUX (0.12 sec)
-
src/cmd/compile/internal/ssa/_gen/AMD64Ops.go
{name: "CMPLconst", argLength: 1, reg: gp1flags, asm: "CMPL", typ: "Flags", aux: "Int32"}, {name: "CMPWconst", argLength: 1, reg: gp1flags, asm: "CMPW", typ: "Flags", aux: "Int16"}, {name: "CMPBconst", argLength: 1, reg: gp1flags, asm: "CMPB", typ: "Flags", aux: "Int8"}, // CMPxload: compare *(arg0+auxint+aux) to arg1 (in that order). arg2=mem.
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri Aug 04 16:40:24 UTC 2023 - 98K bytes - Viewed (1) -
src/cmd/compile/internal/ssa/_gen/PPC64Ops.go
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 22 19:59:38 UTC 2024 - 43.8K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/func.go
if v.InCache { aux := v.AuxInt if f.unCacheLine(v, aux) { return } if aux == 0 { switch v.Op { case OpConstNil: aux = constNilMagic case OpConstSlice: aux = constSliceMagic case OpConstString: aux = constEmptyStringMagic case OpConstInterface: aux = constInterfaceMagic } if aux != 0 && f.unCacheLine(v, aux) { return
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon Jun 10 19:44:43 UTC 2024 - 25.8K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/rewriteAMD64.go
sym1 := auxToSym(v.Aux) val := v_0 if v_1.Op != OpAMD64LEAQ { break } off2 := auxIntToInt32(v_1.AuxInt) sym2 := auxToSym(v_1.Aux) base := v_1.Args[0] mem := v_2 if !(is32Bit(int64(off1)+int64(off2)) && canMergeSym(sym1, sym2)) { break } v.reset(OpAMD64ADDLload) v.AuxInt = int32ToAuxInt(off1 + off2) v.Aux = symToAux(mergeSym(sym1, sym2))
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Mar 12 19:38:41 UTC 2024 - 712.7K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/_gen/ARM64Ops.go
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu May 23 15:49:20 UTC 2024 - 58.8K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/_gen/LOONG64Ops.go
{name: "MOVHload", argLength: 2, reg: gpload, aux: "SymOff", asm: "MOVH", typ: "Int16", faultOnNilArg0: true, symEffect: "Read"}, // load from arg0 + auxInt + aux. arg1=mem. {name: "MOVHUload", argLength: 2, reg: gpload, aux: "SymOff", asm: "MOVHU", typ: "UInt16", faultOnNilArg0: true, symEffect: "Read"}, // load from arg0 + auxInt + aux. arg1=mem.
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Nov 21 19:04:19 UTC 2023 - 25.2K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/_gen/genericOps.go
{name: "Rsh16Ux16", argLength: 2, aux: "Bool"}, {name: "Rsh16Ux32", argLength: 2, aux: "Bool"}, {name: "Rsh16Ux64", argLength: 2, aux: "Bool"}, {name: "Rsh32Ux8", argLength: 2, aux: "Bool"}, {name: "Rsh32Ux16", argLength: 2, aux: "Bool"}, {name: "Rsh32Ux32", argLength: 2, aux: "Bool"}, {name: "Rsh32Ux64", argLength: 2, aux: "Bool"}, {name: "Rsh64Ux8", argLength: 2, aux: "Bool"}, {name: "Rsh64Ux16", argLength: 2, aux: "Bool"},
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu May 23 15:49:20 UTC 2024 - 42.6K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/expand_calls.go
} } else { if a == nil { aux := container.Aux auxInt := container.AuxInt + rc.storeOffset a = container.Block.NewValue0IA(container.Pos, OpArg, at, auxInt, aux) } else { // do nothing, the original should be okay. } x.commonArgs[key] = a } } } else if container.Op == OpSelectN { call := container.Args[0] aux := call.Aux.(*AuxCall) which := container.AuxInt
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Nov 28 05:13:40 UTC 2023 - 31.9K bytes - Viewed (0) -
src/debug/pe/symbol.go
naux = int(sym.NumberOfAuxSymbols) } else { // Read an aux symbol. At the moment we assume all // aux symbols are format 5 (obviously this doesn't always // hold; more cases will be needed below if more aux formats // are supported in the future). naux-- aux := (*COFFSymbolAuxFormat5)(unsafe.Pointer(&sym)) err = binary.Read(r, binary.LittleEndian, aux) if err != nil {
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed Oct 18 19:33:30 UTC 2023 - 6.6K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/_gen/RISCV64Ops.go
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu Mar 07 14:57:07 UTC 2024 - 30.7K bytes - Viewed (0)