Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 23 for rowEnd (0.66 sec)

  1. src/cmd/cgo/internal/test/issue9400/asm_riscv64.s

    // Use of this source code is governed by a BSD-style
    // license that can be found in the LICENSE file.
    
    //go:build riscv64 && gc
    
    #include "textflag.h"
    
    TEXT ·RewindAndSetgid(SB),NOSPLIT|NOFRAME,$0-0
    	// Rewind stack pointer so anything that happens on the stack
    	// will clobber the test pattern created by the caller
    	ADD	$(1024*8), X2
    
    	// Ask signaller to setgid
    	MOV	$1, X5
    	FENCE
    	MOVW	X5, ·Baton(SB)
    	FENCE
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Dec 15 21:57:36 UTC 2023
    - 659 bytes
    - Viewed (0)
  2. src/crypto/md5/md5block_arm.s

    	ADD	Rc2, Rc
    	ADD	Rc3, Rd
    
    	MOVM.IA [Ra,Rb,Rc,Rd], (Rt0)
    
    	MOVW	p_data, Rdata
    	MOVW	p_end, Rt0
    	ADD	$64, Rdata
    	CMP	Rt0, Rdata
    	BLO	loop
    
    	RET
    
    // MD5 constants table
    
    	// Round 1
    	DATA	·table+0x00(SB)/4, $0xd76aa478
    	DATA	·table+0x04(SB)/4, $0xe8c7b756
    	DATA	·table+0x08(SB)/4, $0x242070db
    	DATA	·table+0x0c(SB)/4, $0xc1bdceee
    	DATA	·table+0x10(SB)/4, $0xf57c0faf
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Mar 04 17:29:44 UTC 2024
    - 8.8K bytes
    - Viewed (0)
  3. src/cmd/cgo/internal/test/issue9400/asm_amd64x.s

    // Use of this source code is governed by a BSD-style
    // license that can be found in the LICENSE file.
    
    //go:build (amd64 || amd64p32) && gc
    
    #include "textflag.h"
    
    TEXT ·RewindAndSetgid(SB),NOSPLIT,$0-0
    	// Rewind stack pointer so anything that happens on the stack
    	// will clobber the test pattern created by the caller
    	ADDQ	$(1024 * 8), SP
    
    	// Ask signaller to setgid
    	MOVL	$1, ·Baton(SB)
    
    	// Wait for setgid completion
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri May 12 12:00:02 UTC 2023
    - 589 bytes
    - Viewed (0)
  4. src/crypto/sha1/sha1block_amd64.s

    //   - rounds 60-79 are type 4 and do not load data (ROUND4 macro).
    //
    // Each round loads or shuffles the data, then computes a per-round
    // function of b, c, d, and then mixes the result into and rotates the
    // five registers a, b, c, d, e holding the intermediate results.
    //
    // The register rotation is implemented by rotating the arguments to
    // the round macros instead of by explicit move instructions.
    
    #define LOAD(index) \
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Mar 04 17:29:44 UTC 2024
    - 31.5K bytes
    - Viewed (0)
  5. src/crypto/sha256/sha256block_amd64.s

    #define numBytes	DX	// input, number of input bytes to be processed
    #define sha256Constants	AX	// round contents from K256 table, indexed by round number x 32
    #define msg		X0	// input data
    #define state0		X1	// round intermediates and outputs
    #define state1		X2
    #define m0		X3	// m0, m1,... m4 -- round message temps
    #define m1		X4
    #define m2		X5
    #define m3		X6
    #define m4		X7
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Mar 04 17:29:44 UTC 2024
    - 47.3K bytes
    - Viewed (0)
  6. src/crypto/internal/nistec/p256_asm_s390x.s

    	VAQ    T2, CAR2, T2
    
    	// Third round
    	VPERM T1, T0, SEL1, RED2    // d1 d0 d1 d0
    	VPERM ZER, RED2, SEL2, RED1 // 0  d1 d0  0
    	VSQ   RED1, RED2, RED2      // Guaranteed not to underflow
    
    	VSLDB $8, T1, T0, T0
    	VSLDB $8, T2, T1, T1
    
    	VACCQ  T0, RED1, CAR1
    	VAQ    T0, RED1, T0
    	VACCCQ T1, RED2, CAR1, CAR2
    	VACQ   T1, RED2, CAR1, T1
    	VAQ    T2, CAR2, T2
    
    	// Last round
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Mar 04 17:29:44 UTC 2024
    - 55.4K bytes
    - Viewed (0)
  7. src/cmd/cgo/internal/test/issue9400/asm_mipsx.s

    // Use of this source code is governed by a BSD-style
    // license that can be found in the LICENSE file.
    
    //go:build (mips || mipsle) && gc
    
    #include "textflag.h"
    
    TEXT ·RewindAndSetgid(SB),NOSPLIT|NOFRAME,$0-0
    	// Rewind stack pointer so anything that happens on the stack
    	// will clobber the test pattern created by the caller
    	ADDU	$(1024*8), R29
    
    	// Ask signaller to setgid
    	MOVW	$1, R1
    	SYNC
    	MOVW	R1, ·Baton(SB)
    	SYNC
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri May 12 12:00:02 UTC 2023
    - 663 bytes
    - Viewed (0)
  8. src/cmd/cgo/internal/test/issue9400/asm_ppc64x.s

    // Use of this source code is governed by a BSD-style
    // license that can be found in the LICENSE file.
    
    //go:build (ppc64 || ppc64le) && gc
    
    #include "textflag.h"
    
    TEXT ·RewindAndSetgid(SB),NOSPLIT|NOFRAME,$0-0
    	// Rewind stack pointer so anything that happens on the stack
    	// will clobber the test pattern created by the caller
    	ADD	$(1024 * 8), R1
    
    	// Ask signaller to setgid
    	MOVW	$1, R3
    	SYNC
    	MOVW	R3, ·Baton(SB)
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri May 12 12:00:02 UTC 2023
    - 668 bytes
    - Viewed (0)
  9. src/crypto/sha1/sha1block_arm.s

    //   - rounds 60-79 are type 4 and do not load data (ROUND4 macro).
    //
    // Each round loads or shuffles the data, then computes a per-round
    // function of b, c, d, and then mixes the result into and rotates the
    // five registers a, b, c, d, e holding the intermediate results.
    //
    // The register rotation is implemented by rotating the arguments to
    // the round macros instead of by explicit move instructions.
    
    // Register definitions
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Mar 04 17:29:44 UTC 2024
    - 5.6K bytes
    - Viewed (0)
  10. src/crypto/aes/asm_amd64.s

    	AESDEC X1, X0
    	MOVUPS 128(AX), X1
    	AESDEC X1, X0
    	MOVUPS 144(AX), X1
    	AESDECLAST X1, X0
    	MOVUPS X0, 0(DX)
    	RET
    
    // func expandKeyAsm(nr int, key *byte, enc, dec *uint32) {
    // Note that round keys are stored in uint128 format, not uint32
    TEXT ·expandKeyAsm(SB),NOSPLIT,$0
    	MOVQ nr+0(FP), CX
    	MOVQ key+8(FP), AX
    	MOVQ enc+16(FP), BX
    	MOVQ dec+24(FP), DX
    	MOVUPS (AX), X0
    	// enc
    	MOVUPS X0, (BX)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Mar 04 17:29:44 UTC 2024
    - 5.4K bytes
    - Viewed (0)
Back to top