Search Options

Display Count
Sort
Preferred Language
Advanced Search

Results 1 - 4 of 4 for seven (0.05 seconds)

  2. github.com/tiangolo/fastapi

    docs/en/docs/release-notes.md 

    * 馃摑 Fix typos in code comments. PR [#14364](https://github.com/fastapi/fastapi/pull/14364) by [@Edge-Seven](https://github.com/Edge-Seven).
* 馃摑 Add docs for using FastAPI Cloud. PR [#14359](https://github.com/fastapi/fastapi/pull/14359) by [@tiangolo](https://github.com/tiangolo).

## 0.121.2

### Fixes
    Created: Sun Dec 28 07:19:09 GMT 2025
    - Last Modified: Sat Dec 27 19:06:15 GMT 2025
    - 586.7K bytes
    - Click Count (0)
  3. github.com/tensorflow/tensorflow

    RELEASE.md 

    Robert Kalmar, rsun, Ryan Kuester, Saduf2019, Sean Morgan, Sean Moriarity,
Shaochen Shi, Sheng, Yang, Shu Wang, Shuai Zhang, Soojeong, Stanley-Nod, Steven
I Reeves, stevenireeves, Suraj Sudhir, Sven Mayer, Tamas Bela Feher,
tashuang.zk, tcervi, Teng Lu, Thales Elero Cervi, Thibaut Goetghebuer-Planchon,
Thomas Walther, Till Brychcy, Trent Lo, Uday Bondhugula, vishakha.agrawal,
    Created: Tue Dec 30 12:39:10 GMT 2025
    - Last Modified: Tue Oct 28 22:27:41 GMT 2025
    - 740.4K bytes
    - Click Count (3)
  4. github.com/golang/go

    lib/fips140/v1.0.0-c2097c7c.zip 

    IN, XL, IN CMP R9, INP BGT loop_2x // done yet? CMPWU LEN, $0 BNE even short: VPMSUMD IN, HL, XL // H.lo路Xi.lo VPMSUMD IN, H, XM // H.hi路Xi.lo+H.lo路Xi.hi VPMSUMD IN, HH, XH // H.hi路Xi.hi VPMSUMD XL, XC2, T2 // 1st reduction phase VSLDOI $8, XM, ZERO, T0 VSLDOI $8, ZERO, XM, T1 VXOR XL, T0, XL VXOR XH, T1, XH VSLDOI $8, XL, XL, XL VXOR XL, T2, XL VSLDOI $8, XL, XL, T1 // 2nd reduction phase VPMSUMD XL, XC2, XL VXOR T1, XH, T1 even: VXOR XL, T1, XL #ifdef GOARCH_ppc64le VPERM XL, XL, LEMASK, XL #endif...
    Created: Tue Dec 30 11:13:12 GMT 2025
    - Last Modified: Thu Sep 25 19:53:19 GMT 2025
    - 642.7K bytes
    - Click Count (0)
  5. github.com/golang/go

    lib/fips140/v1.1.0-rc1.zip 

    IN, XL, IN CMP R9, INP BGT loop_2x // done yet? CMPWU LEN, $0 BNE even short: VPMSUMD IN, HL, XL // H.lo路Xi.lo VPMSUMD IN, H, XM // H.hi路Xi.lo+H.lo路Xi.hi VPMSUMD IN, HH, XH // H.hi路Xi.hi VPMSUMD XL, XC2, T2 // 1st reduction phase VSLDOI $8, XM, ZERO, T0 VSLDOI $8, ZERO, XM, T1 VXOR XL, T0, XL VXOR XH, T1, XH VSLDOI $8, XL, XL, XL VXOR XL, T2, XL VSLDOI $8, XL, XL, T1 // 2nd reduction phase VPMSUMD XL, XC2, XL VXOR T1, XH, T1 even: VXOR XL, T1, XL #ifdef GOARCH_ppc64le VPERM XL, XL, LEMASK, XL #endif...
    Created: Tue Dec 30 11:13:12 GMT 2025
    - Last Modified: Thu Dec 11 16:27:41 GMT 2025
    - 663K bytes
    - Click Count (0)
Back to Top