Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 4 of 4 for movbeq (0.25 sec)

  1. src/cmd/asm/internal/asm/testdata/amd64enc.s

    	MOVBEQ DX, (BX)                         // 480f38f113
    	MOVBEQ R11, (BX)                        // 4c0f38f11b
    	MOVBEQ DX, (R11)                        // 490f38f113
    	MOVBEQ R11, (R11)                       // 4d0f38f11b
    	MOVBEQ (BX), DX                         // 480f38f013
    	MOVBEQ (R11), DX                        // 490f38f013
    	MOVBEQ (BX), R11                        // 4c0f38f01b
    	MOVBEQ (R11), R11                       // 4d0f38f01b
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Oct 08 21:38:44 UTC 2021
    - 581.9K bytes
    - Viewed (0)
  2. RELEASE.md

            *   `tfl.scatter_nd` now supports I1 for the `update` arg.
        *   Upgrade Flatbuffers v2.0.5 from v1.12.0
    
    *   `tf.keras`:
    
        *   `EinsumDense` layer is moved from experimental to core. Its import path
            is moved from `tf.keras.layers.experimental.EinsumDense` to
            `tf.keras.layers.EinsumDense`.
        *   Added `tf.keras.utils.audio_dataset_from_directory` utility to easily
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Tue Jun 11 23:24:08 UTC 2024
    - 730.3K bytes
    - Viewed (0)
  3. src/cmd/compile/internal/ssa/rewriteAMD64.go

    	v_1 := v.Args[1]
    	v_0 := v.Args[0]
    	b := v.Block
    	// match: (CMOVLEQ x y (InvertFlags cond))
    	// result: (CMOVLEQ x y cond)
    	for {
    		x := v_0
    		y := v_1
    		if v_2.Op != OpAMD64InvertFlags {
    			break
    		}
    		cond := v_2.Args[0]
    		v.reset(OpAMD64CMOVLEQ)
    		v.AddArg3(x, y, cond)
    		return true
    	}
    	// match: (CMOVLEQ _ x (FlagEQ))
    	// result: x
    	for {
    		x := v_1
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Mar 12 19:38:41 UTC 2024
    - 712.7K bytes
    - Viewed (0)
  4. src/cmd/compile/internal/ssa/rewriteARM64.go

    		v7.AddArg4(dst, v8, v10, v11)
    		v3.AddArg4(dst, v4, v6, v7)
    		v.AddArg4(dst, v0, v2, v3)
    		return true
    	}
    	// match: (Move [s] dst src mem)
    	// cond: s%16 != 0 && s%16 <= 8 && s > 16
    	// result: (Move [8] (OffPtr <dst.Type> dst [s-8]) (OffPtr <src.Type> src [s-8]) (Move [s-s%16] dst src mem))
    	for {
    		s := auxIntToInt64(v.AuxInt)
    		dst := v_0
    		src := v_1
    		mem := v_2
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 15:49:20 UTC 2024
    - 608.6K bytes
    - Viewed (0)
Back to top