Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 3 of 3 for LessEqual (0.12 sec)

  1. src/cmd/compile/internal/ssa/rewriteARM64.go

    		return true
    	}
    	return false
    }
    func rewriteValueARM64_OpARM64LessEqual(v *Value) bool {
    	v_0 := v.Args[0]
    	b := v.Block
    	// match: (LessEqual (CMPconst [0] z:(AND x y)))
    	// cond: z.Uses == 1
    	// result: (LessEqual (TST x y))
    	for {
    		if v_0.Op != OpARM64CMPconst || auxIntToInt64(v_0.AuxInt) != 0 {
    			break
    		}
    		z := v_0.Args[0]
    		if z.Op != OpARM64AND {
    			break
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 15:49:20 UTC 2024
    - 608.6K bytes
    - Viewed (0)
  2. tensorflow/compiler/mlir/tensorflow/ir/tf_generated_ops.td

      );
    
      TF_DerivedOperandTypeAttr T = TF_DerivedOperandTypeAttr<0>;
    }
    
    def TF_LessEqualOp : TF_Op<"LessEqual", [Pure, ResultsBroadcastableShape]>,
                         WithBroadcastableCmpOpBuilder {
      let summary = "Returns the truth value of (x <= y) element-wise.";
    
      let description = [{
    *NOTE*: `LessEqual` supports broadcasting. More about broadcasting
    [here](http://docs.scipy.org/doc/numpy/user/basics.broadcasting.html)
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Tue Jun 11 23:24:08 UTC 2024
    - 793K bytes
    - Viewed (0)
  3. RELEASE.md

        *   Unary GPU kernels: Abs, Atanh, Acos, Acosh, Asin, Asinh, Atan, Cos, Cosh, Sin, Sinh, Tan, Tanh.
        *   Binary GPU kernels: AddV2, Sub, Div, DivNoNan, Mul, MulNoNan, FloorDiv, Equal, NotEqual, Greater, GreaterEqual, LessEqual, Less.
    
    * `tf.lite`
        * Add experimental supports conversion of models that may be larger than 2GB before buffer deduplication
    
    ### Bug Fixes and Other Changes
    
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Tue Jun 11 23:24:08 UTC 2024
    - 730.3K bytes
    - Viewed (0)
Back to top