Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 4 of 4 for HMUL (0.04 sec)

  1. src/cmd/compile/internal/ssa/_gen/AMD64.rules

    (Select0 (Mul32uover x y)) => (Select0 <typ.UInt32> (MULLU x y))
    (Select1 (Mul(64|32)uover x y)) => (SETO (Select1 <types.TypeFlags> (MUL(Q|L)U x y)))
    
    (Hmul(64|32) ...) => (HMUL(Q|L) ...)
    (Hmul(64|32)u ...) => (HMUL(Q|L)U ...)
    
    (Div(64|32|16) [a] x y) => (Select0 (DIV(Q|L|W) [a] x y))
    (Div8  x y) => (Select0 (DIVW  (SignExt8to16 x) (SignExt8to16 y)))
    (Div(64|32|16)u x y) => (Select0 (DIV(Q|L|W)U x y))
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Mar 12 19:38:41 UTC 2024
    - 93.9K bytes
    - Viewed (0)
  2. src/cmd/compile/internal/ssa/_gen/PPC64.rules

    (Div16u x y) => (DIVWU (ZeroExt16to32 x) (ZeroExt16to32 y))
    (Div8 x y) => (DIVW  (SignExt8to32 x) (SignExt8to32 y))
    (Div8u x y) => (DIVWU (ZeroExt8to32 x) (ZeroExt8to32 y))
    
    (Hmul(64|64u|32|32u) ...) => (MULH(D|DU|W|WU) ...)
    
    (Mul(32|64)F ...) => ((FMULS|FMUL) ...)
    
    (Div(32|64)F ...) => ((FDIVS|FDIV) ...)
    
    // Lowering float <=> int
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Jun 07 19:02:52 UTC 2024
    - 53.2K bytes
    - Viewed (0)
  3. src/cmd/compile/internal/ssa/_gen/S390X.rules

    (Div16  x y) => (DIVW  (MOVHreg x) (MOVHreg y))
    (Div16u x y) => (DIVWU (MOVHZreg x) (MOVHZreg y))
    (Div8   x y) => (DIVW  (MOVBreg x) (MOVBreg y))
    (Div8u  x y) => (DIVWU (MOVBZreg x) (MOVBZreg y))
    
    (Hmul(64|64u) ...) => (MULH(D|DU) ...)
    (Hmul32  x y) => (SRDconst [32] (MULLD (MOVWreg x) (MOVWreg y)))
    (Hmul32u x y) => (SRDconst [32] (MULLD (MOVWZreg x) (MOVWZreg y)))
    
    (Mod64 x y) => (MODD x y)
    (Mod64u ...) => (MODDU ...)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Oct 12 18:09:26 UTC 2023
    - 74.3K bytes
    - Viewed (0)
  4. src/cmd/compile/internal/ssa/_gen/ARM.rules

    (Sub(Ptr|32|16|8) ...) => (SUB ...)
    (Sub(32|64)F ...) => (SUB(F|D) ...)
    (Sub32carry ...) => (SUBS ...)
    (Sub32withcarry ...) => (SBC ...)
    
    (Mul(32|16|8) ...) => (MUL ...)
    (Mul(32|64)F ...) => (MUL(F|D) ...)
    (Hmul(32|32u) ...) => (HMU(L|LU) ...)
    (Mul32uhilo ...) => (MULLU ...)
    
    (Div32 x y) =>
    	(SUB (XOR <typ.UInt32>                                                        // negate the result if one operand is negative
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Nov 20 17:19:36 UTC 2023
    - 90.1K bytes
    - Viewed (0)
Back to top