- Sort Score
- Result 10 results
- Languages All
Results 1 - 5 of 5 for sbc (0.02 sec)
-
src/cmd/asm/internal/asm/testdata/arm.s
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri Dec 15 20:51:01 UTC 2023 - 69K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/_gen/ARM.rules
(SUB (SRA y z) x) => (RSBshiftRAreg x y z) (SBC x (SLLconst [c] y) flags) => (SBCshiftLL x y [c] flags) (SBC (SLLconst [c] y) x flags) => (RSCshiftLL x y [c] flags) (SBC x (SRLconst [c] y) flags) => (SBCshiftRL x y [c] flags) (SBC (SRLconst [c] y) x flags) => (RSCshiftRL x y [c] flags) (SBC x (SRAconst [c] y) flags) => (SBCshiftRA x y [c] flags) (SBC (SRAconst [c] y) x flags) => (RSCshiftRA x y [c] flags) (SBC x (SLL y z) flags) => (SBCshiftLLreg x y z flags)
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon Nov 20 17:19:36 UTC 2023 - 90.1K bytes - Viewed (0) -
src/cmd/internal/obj/arm/asm5.go
as2 = p.As // ADD, SUB, ORR, EOR, BIC case ARSB: as2 = AADD // RSB -> RSB/ADD pair case AADC: as2 = AADD // ADC -> ADC/ADD pair case ASBC: as2 = ASUB // SBC -> SBC/SUB pair case ARSC: as2 = AADD // RSC -> RSC/ADD pair default: c.ctxt.Diag("unknown second op for %v", p) } o1 = c.oprrr(p, p.As, int(p.Scond)) o2 = c.oprrr(p, as2, int(p.Scond))
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri Dec 15 20:51:01 UTC 2023 - 79.4K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/rewrite.go
// Note that these semantics differ from x86: the carry flag has the opposite // sense on a subtraction! // // On amd64, C=1 represents a borrow, e.g. SBB on amd64 does x - y - C. // On arm64, C=0 represents a borrow, e.g. SBC on arm64 does x - y - ^C. // (because it does x + ^y + C). // // See https://en.wikipedia.org/wiki/Carry_flag#Vs._borrow_flag type flagConstant uint8
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri Jun 07 19:02:52 UTC 2024 - 64.2K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/arm64.s
CCMN MI, ZR, R1, $4 // e44341ba // MADD Rn,Rm,Ra,Rd MADD R1, R2, R3, R4 // 6408019b // CLS CLSW R1, R2 CLS R1, R2 SBC $0, R1 // 21001fda SBCW $0, R1 // 21001f5a SBCS $0, R1 // 21001ffa SBCSW $0, R1 // 21001f7a
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri Dec 08 03:28:17 UTC 2023 - 94.9K bytes - Viewed (0)