Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 25 for nilcheck (0.32 sec)

  1. src/cmd/compile/internal/ssa/_gen/ARM64Ops.go

    		// pseudo-ops
    		{name: "LoweredNilCheck", argLength: 2, reg: regInfo{inputs: []regMask{gpg}}, nilCheck: true, faultOnNilArg0: true}, // panic if arg0 is nil.  arg1=mem.
    
    		{name: "Equal", argLength: 1, reg: readflags},            // bool, true flags encode x==y false otherwise.
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 15:49:20 UTC 2024
    - 58.8K bytes
    - Viewed (0)
  2. src/cmd/compile/internal/ppc64/ssa.go

    			p.From.Type = obj.TYPE_MEM
    			p.From.Reg = v.Args[0].Reg()
    			ssagen.AddAux(&p.From, v)
    			p.To.Type = obj.TYPE_REG
    			p.To.Reg = ppc64.REGTMP
    		}
    		if logopt.Enabled() {
    			logopt.LogOpt(v.Pos, "nilcheck", "genssa", v.Block.Func.Name)
    		}
    		if base.Debug.Nil != 0 && v.Pos.Line() > 1 { // v.Pos.Line()==1 in generated wrappers
    			base.WarnfAt(v.Pos, "generated nil check")
    		}
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 22 19:59:38 UTC 2024
    - 55.4K bytes
    - Viewed (0)
  3. src/cmd/compile/internal/ssa/_gen/PPC64.rules

    (GetCallerPC ...) => (LoweredGetCallerPC ...)
    (IsNonNil ptr) => (NotEqual (CMPconst [0] ptr))
    (IsInBounds idx len) => (LessThan (CMPU idx len))
    (IsSliceInBounds idx len) => (LessEqual (CMPU idx len))
    (NilCheck ...) => (LoweredNilCheck ...)
    
    // Write barrier.
    (WB ...) => (LoweredWB ...)
    
    // Publication barrier as intrinsic
    (PubBarrier ...) => (LoweredPubBarrier ...)
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Jun 07 19:02:52 UTC 2024
    - 53.2K bytes
    - Viewed (0)
  4. src/cmd/compile/internal/ssa/rewrite.go

    	}
    	baseAndOffset := func(ptr *Value) (base *Value, offset int64) {
    		base, offset = ptr, 0
    		for base.Op == OpOffPtr {
    			offset += base.AuxInt
    			base = base.Args[0]
    		}
    		if opcodeTable[base.Op].nilCheck {
    			base = base.Args[0]
    		}
    		return base, offset
    	}
    	p1, off1 := baseAndOffset(p1)
    	p2, off2 := baseAndOffset(p2)
    	if isSamePtr(p1, p2) {
    		return !overlap(off1, n1, off2, n2)
    	}
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Jun 07 19:02:52 UTC 2024
    - 64.2K bytes
    - Viewed (0)
  5. src/cmd/compile/internal/ssa/_gen/S390X.rules

    (IsInBounds idx len) => (LOCGR {s390x.Less} (MOVDconst [0]) (MOVDconst [1]) (CMPU idx len))
    (IsSliceInBounds idx len) => (LOCGR {s390x.LessOrEqual} (MOVDconst [0]) (MOVDconst [1]) (CMPU idx len))
    (NilCheck ...) => (LoweredNilCheck ...)
    (GetG ...) => (LoweredGetG ...)
    (GetClosurePtr ...) => (LoweredGetClosurePtr ...)
    (GetCallerSP ...) => (LoweredGetCallerSP ...)
    (GetCallerPC ...) => (LoweredGetCallerPC ...)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Oct 12 18:09:26 UTC 2023
    - 74.3K bytes
    - Viewed (0)
  6. src/cmd/compile/internal/ssa/_gen/AMD64.rules

    // Miscellaneous
    (IsNonNil p) => (SETNE (TESTQ p p))
    (IsInBounds idx len) => (SETB (CMPQ idx len))
    (IsSliceInBounds idx len) => (SETBE (CMPQ idx len))
    (NilCheck ...) => (LoweredNilCheck ...)
    (GetG mem) && v.Block.Func.OwnAux.Fn.ABI() != obj.ABIInternal => (LoweredGetG mem) // only lower in old ABI. in new ABI we have a G register.
    (GetClosurePtr ...) => (LoweredGetClosurePtr ...)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Mar 12 19:38:41 UTC 2024
    - 93.9K bytes
    - Viewed (0)
  7. src/cmd/compile/internal/ssa/_gen/ARM.rules

    		mem)
    
    // calls
    (StaticCall ...) => (CALLstatic ...)
    (ClosureCall ...) => (CALLclosure ...)
    (InterCall ...) => (CALLinter ...)
    (TailCall ...) => (CALLtail ...)
    
    // checks
    (NilCheck ...) => (LoweredNilCheck ...)
    (IsNonNil ptr) => (NotEqual (CMPconst [0] ptr))
    (IsInBounds idx len) => (LessThanU (CMP idx len))
    (IsSliceInBounds idx len) => (LessEqualU (CMP idx len))
    
    // pseudo-ops
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Nov 20 17:19:36 UTC 2023
    - 90.1K bytes
    - Viewed (0)
  8. tensorflow/compiler/mlir/lite/tests/prepare-quantize.mlir

    // RUN: tf-opt %s -tfl-prepare-quantize="quantize-allowlist=quantize_float_placeholder_only,not_reset_input" | FileCheck %s
    // RUN: tf-opt %s -tfl-prepare-quantize="disable-set-input-nodes-quantization-params=true" | FileCheck --check-prefix=MixedPrecision %s
    // RUN: tf-opt %s -tfl-prepare-quantize="is-qdq-conversion=true" | FileCheck --check-prefix=QDQ %s
    
    // CHECK-LABEL: main
    // Uses `main` function to match the default target function of QuantSpecs and
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Thu May 02 09:41:17 UTC 2024
    - 67.5K bytes
    - Viewed (0)
  9. tensorflow/compiler/mlir/lite/tests/prepare-quantize-post-training.mlir

    // RUN: tf-opt %s -tfl-prepare-quantize="quantize-signed=true post-training-quantize=true" -cse | FileCheck %s
    // RUN: tf-opt %s -tfl-prepare-quantize="quantize-signed=true post-training-quantize=true legacy-float-scale=true" -cse| FileCheck --check-prefix=Legacy %s
    
    // CHECK-LABEL: QuantizeLstmCellInput
    func.func @QuantizeLstmCellInput(%arg0: tensor<1x28x28xf32>) -> tensor<1x28x20xf32> {
        %cst_2 = "tfl.no_value"() {value = unit} : () -> none
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Thu May 02 09:41:17 UTC 2024
    - 52.6K bytes
    - Viewed (0)
  10. src/runtime/map.go

    			if !evacuated(b) {
    				checkBucket = bucket
    			} else {
    				b = (*bmap)(add(it.buckets, bucket*uintptr(t.BucketSize)))
    				checkBucket = noCheck
    			}
    		} else {
    			b = (*bmap)(add(it.buckets, bucket*uintptr(t.BucketSize)))
    			checkBucket = noCheck
    		}
    		bucket++
    		if bucket == bucketShift(it.B) {
    			bucket = 0
    			it.wrapped = true
    		}
    		i = 0
    	}
    	for ; i < abi.MapBucketCount; i++ {
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 29 17:58:53 UTC 2024
    - 57.6K bytes
    - Viewed (0)
Back to top