Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 162 for ADD (0.14 sec)

  1. analysis/analysis-api-fir/src/org/jetbrains/kotlin/analysis/api/fir/diagnostics/KtFirDataClassConverters.kt

        }
        add(FirErrors.OTHER_ERROR) { firDiagnostic ->
            OtherErrorImpl(
                firDiagnostic as KtPsiDiagnostic,
                token,
            )
        }
        add(FirErrors.ILLEGAL_CONST_EXPRESSION) { firDiagnostic ->
            IllegalConstExpressionImpl(
                firDiagnostic as KtPsiDiagnostic,
                token,
            )
        }
        add(FirErrors.ILLEGAL_UNDERSCORE) { firDiagnostic ->
    Registered: Wed Jun 12 09:53:16 UTC 2024
    - Last Modified: Tue Jun 04 11:41:05 UTC 2024
    - 210.1K bytes
    - Viewed (0)
  2. src/main/java/org/codelibs/fess/mylasta/action/FessMessages.java

        /**
         * Add the created action message for the key 'errors.front_header' with parameters.
         * <pre>
         * message:
         * </pre>
         * @param property The property name for the message. (NotNull)
         * @return this. (NotNull)
         */
        public FessMessages addErrorsFrontHeader(String property) {
            assertPropertyNotNull(property);
            add(property, new UserMessage(ERRORS_front_header));
    Registered: Wed Jun 12 13:08:18 UTC 2024
    - Last Modified: Thu Feb 22 01:37:57 UTC 2024
    - 119.9K bytes
    - Viewed (0)
  3. pkg/proxy/nftables/proxier_test.go

    	expected := dedent.Dedent(`
    		add table ip kube-proxy { comment "rules for kube-proxy" ; }
    
    		add chain ip kube-proxy mark-for-masquerade
    		add rule ip kube-proxy mark-for-masquerade mark set mark or 0x4000
    		add chain ip kube-proxy masquerading
    		add rule ip kube-proxy masquerading mark and 0x4000 == 0 return
    		add rule ip kube-proxy masquerading mark set mark xor 0x4000
    		add rule ip kube-proxy masquerading masquerade fully-random
    Registered: Sat Jun 15 01:39:40 UTC 2024
    - Last Modified: Sat Apr 27 01:31:57 UTC 2024
    - 173.5K bytes
    - Viewed (0)
  4. pkg/controller/daemon/daemon_controller_test.go

    		node.Status.Allocatable = allocatableResources("100M", "200m")
    		err = manager.nodeStore.Add(node)
    		if err != nil {
    			t.Fatal(err)
    		}
    		err = manager.podStore.Add(&v1.Pod{
    			Spec: podSpec,
    		})
    		if err != nil {
    			t.Fatal(err)
    		}
    		err = manager.dsStore.Add(ds)
    		if err != nil {
    			t.Fatal(err)
    		}
    		switch strategy.Type {
    Registered: Sat Jun 15 01:39:40 UTC 2024
    - Last Modified: Sat May 04 18:33:12 UTC 2024
    - 111.4K bytes
    - Viewed (0)
  5. pkg/printers/internalversion/printers_test.go

    		{"in an hour", translateTimestampUntil(metav1.Time{Time: time.Now().Add(6e12 + buf)}), "100m"},
    		{"in 2 days", translateTimestampUntil(metav1.Time{Time: time.Now().UTC().AddDate(0, 0, 2).Add(buf)}), "2d"},
    		{"in months", translateTimestampUntil(metav1.Time{Time: time.Now().UTC().AddDate(0, 0, 90).Add(buf)}), "90d"},
    Registered: Sat Jun 15 01:39:40 UTC 2024
    - Last Modified: Tue Jun 11 14:04:15 UTC 2024
    - 218.6K bytes
    - Viewed (0)
  6. pkg/scheduler/internal/queue/scheduling_queue_test.go

    	q := NewTestQueueWithObjects(ctx, newDefaultQueueSort(), objs)
    	if err := q.Add(logger, medPriorityPodInfo.Pod); err != nil {
    		t.Errorf("add failed: %v", err)
    	}
    	if err := q.Add(logger, unschedulablePodInfo.Pod); err != nil {
    		t.Errorf("add failed: %v", err)
    	}
    	if err := q.Add(logger, highPriorityPodInfo.Pod); err != nil {
    		t.Errorf("add failed: %v", err)
    	}
    	expectedNominatedPods := &nominator{
    Registered: Sat Jun 15 01:39:40 UTC 2024
    - Last Modified: Wed Jun 12 13:26:09 UTC 2024
    - 146.9K bytes
    - Viewed (0)
  7. tensorflow/compiler/mlir/lite/tests/prepare-composite-functions-tf.mlir

      %1 = "tf.Add"(%0, %arg5) : (tensor<?x8x40xf32>, tensor<40xf32>) -> tensor<?x8x40xf32>
      %2 = "tf.BatchMatMulV2"(%1, %arg4) {adj_x = false, adj_y = true} : (tensor<?x8x40xf32>, tensor<10x40xf32>) -> tensor<?x8x10xf32>
      %3 = "tf.Add"(%2, %arg1) : (tensor<?x8x10xf32>, tensor<8x10xf32>) -> tensor<?x8x10xf32>
      %4 = "tf.Add"(%2, %arg2) : (tensor<?x8x10xf32>, tensor<8x10xf32>) -> tensor<?x8x10xf32>
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Thu May 02 09:41:17 UTC 2024
    - 122.1K bytes
    - Viewed (0)
  8. src/cmd/internal/obj/s390x/asmz.go

    	op_AE      uint32 = 0x7A00 // FORMAT_RX1        ADD NORMALIZED (short HFP)
    	op_AEB     uint32 = 0xED0A // FORMAT_RXE        ADD (short BFP)
    	op_AEBR    uint32 = 0xB30A // FORMAT_RRE        ADD (short BFP)
    	op_AER     uint32 = 0x3A00 // FORMAT_RR         ADD NORMALIZED (short HFP)
    	op_AFI     uint32 = 0xC209 // FORMAT_RIL1       ADD IMMEDIATE (32)
    	op_AG      uint32 = 0xE308 // FORMAT_RXY1       ADD (64)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Apr 16 17:46:09 UTC 2024
    - 176.7K bytes
    - Viewed (0)
  9. pkg/controller/job/job_controller_test.go

    	job2.Name = "job2"
    	informer.Batch().V1().Jobs().Informer().GetIndexer().Add(job1)
    	informer.Batch().V1().Jobs().Informer().GetIndexer().Add(job2)
    
    	pod1 := newPod("pod1", job1)
    	pod2 := newPod("pod2", job2)
    	informer.Core().V1().Pods().Informer().GetIndexer().Add(pod1)
    	informer.Core().V1().Pods().Informer().GetIndexer().Add(pod2)
    
    	jm.addPod(logger, pod1)
    	verifyEmptyQueueAndAwaitForQueueLen(ctx, t, jm, 1)
    Registered: Sat Jun 15 01:39:40 UTC 2024
    - Last Modified: Tue Jun 11 15:36:36 UTC 2024
    - 229.2K bytes
    - Viewed (0)
  10. src/cmd/compile/internal/ssa/_gen/ARM64.rules

    (MOVBUload [off] {sym} (ADD ptr idx) mem) && off == 0 && sym == nil => (MOVBUloadidx ptr idx mem)
    (MOVBload  [off] {sym} (ADD ptr idx) mem) && off == 0 && sym == nil => (MOVBloadidx ptr idx mem)
    (FMOVSload [off] {sym} (ADD ptr idx) mem) && off == 0 && sym == nil => (FMOVSloadidx ptr idx mem)
    (FMOVDload [off] {sym} (ADD ptr idx) mem) && off == 0 && sym == nil => (FMOVDloadidx ptr idx mem)
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 15:49:20 UTC 2024
    - 113.1K bytes
    - Viewed (0)
Back to top