Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 9 of 9 for vecotr (0.23 sec)

  1. tensorflow/compiler/mlir/lite/flatbuffer_export.cc

      // indices
      // in the idx map, the value is a pair of offset and size
      absl::flat_hash_map<std::pair<std::vector<int32_t>, std::vector<int32_t>>,
                          std::vector<uint8_t>>
          custom_op_data_map_;
      absl::flat_hash_map<std::pair<std::vector<int32_t>, std::vector<int32_t>>,
                          std::pair<uint64_t, uint64_t>>
          custom_op_idx_map_;
    
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Wed Jun 12 21:41:49 UTC 2024
    - 164.5K bytes
    - Viewed (0)
  2. src/cmd/internal/obj/ppc64/asm9.go

    	/* Vector instructions */
    
    	/* Vector load */
    	{as: ALVEBX, a1: C_XOREG, a6: C_VREG, type_: 45, size: 4}, /* vector load, x-form */
    
    	/* Vector store */
    	{as: ASTVEBX, a1: C_VREG, a6: C_XOREG, type_: 44, size: 4}, /* vector store, x-form */
    
    	/* Vector logical */
    	{as: AVAND, a1: C_VREG, a2: C_VREG, a6: C_VREG, type_: 82, size: 4}, /* vector and, vx-form */
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 15 13:55:28 UTC 2024
    - 156.1K bytes
    - Viewed (0)
  3. tensorflow/compiler/mlir/lite/ir/tfl_ops.td

        int GetQuantizationDimIndex() { return 0; }
        // SparseOpInterface:
        std::vector<int> GetSparseOperands() { return {1}; }
        std::vector<std::vector<int>> GetFloatBlockSize() { return {}; }
        std::vector<std::vector<int>> GetQuantizedBlockSize() { return {}; }
        // DynamicRangeQuantizedOpInterface:
        std::vector<int> GetQuantizableOperandIndices() { return {1}; }
      }];
    }
    
    def TFL_AveragePool2DOp:
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Thu Jun 06 19:09:08 UTC 2024
    - 186K bytes
    - Viewed (0)
  4. tensorflow/compiler/mlir/tensorflow/transforms/shape_inference.cc

        // avoid repeatedly parsing the module.
    
        std::vector<std::string> disabled_checks;
        for (auto attr : op.getDisabledChecks().getAsRange<StringAttr>()) {
          disabled_checks.push_back(attr.getValue().str());
        }
        std::vector<std::string> platforms;
        for (auto attr : op.getPlatforms().getAsRange<StringAttr>()) {
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Sat Jun 08 07:28:49 UTC 2024
    - 134.1K bytes
    - Viewed (0)
  5. src/cmd/internal/obj/x86/asm6.go

    	YxrEvex       // X0..X31
    	Yxm
    	YxmEvex       // YxrEvex+Ym
    	Yxvm          // VSIB vector array; vm32x/vm64x
    	YxvmEvex      // Yxvm which permits High-16 X register as index.
    	YyrEvexMulti4 // [ Y<n> - Y<n+3> ]; multisource YyrEvex
    	Yyr           // Y0..Y15
    	YyrEvex       // Y0..Y31
    	Yym
    	YymEvex   // YyrEvex+Ym
    	Yyvm      // VSIB vector array; vm32y/vm64y
    	YyvmEvex  // Yyvm which permits High-16 Y register as index.
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 15 15:44:14 UTC 2024
    - 146.9K bytes
    - Viewed (0)
  6. src/cmd/vendor/github.com/ianlancetaylor/demangle/ast.go

    func (bt *BitIntType) goString(indent int, field string) string {
    	return fmt.Sprintf("%*s%sBitIntType: Signed: %t\n%s", indent, "", field,
    		bt.Signed,
    		bt.Size.goString(indent+2, "Size: "))
    }
    
    // VectorType is a vector type.
    type VectorType struct {
    	Dimension AST
    	Base      AST
    }
    
    func (vt *VectorType) print(ps *printState) {
    	ps.inner = append(ps.inner, vt)
    	ps.print(vt.Base)
    	if len(ps.inner) > 0 {
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri May 31 19:48:28 UTC 2024
    - 105.8K bytes
    - Viewed (0)
  7. samples/addons/grafana.yaml

        / (sum(irate(istio_requests_total{reporter=~\\\"$qrep\\\",destination_service=~\\\"$service\\\"}[5m]))
        or on () vector(1))\",\"format\":\"time_series\",\"intervalFactor\":1,\"range\":true,\"refId\":\"A\"}],\"title\":\"Client
    Registered: Fri Jun 14 15:00:06 UTC 2024
    - Last Modified: Wed Jun 12 20:46:28 UTC 2024
    - 242.3K bytes
    - Viewed (0)
  8. src/cmd/internal/obj/arm64/asm7.go

    	/* load long effective stack address (load int32 offset and add) */
    	{AMOVD, C_LACON, C_NONE, C_NONE, C_RSP, C_NONE, 34, 8, REGSP, LFROM, 0},
    
    	// Load a large constant into a vector register.
    	{AVMOVS, C_ADDR, C_NONE, C_NONE, C_VREG, C_NONE, 65, 12, 0, 0, 0},
    	{AVMOVD, C_ADDR, C_NONE, C_NONE, C_VREG, C_NONE, 65, 12, 0, 0, 0},
    	{AVMOVQ, C_ADDR, C_NONE, C_NONE, C_VREG, C_NONE, 65, 12, 0, 0, 0},
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 15 15:44:14 UTC 2024
    - 201.1K bytes
    - Viewed (0)
  9. pkg/kubelet/kubelet_pods_test.go

    	// convertToAPIContainerStatuses is purely transformative and shouldn't alter the state of the kubelet
    	// as there are no synchronisation events in that function (no locks, no channels, ...) each test routine
    	// should have its own vector clock increased independently. Golang race detector uses pure happens-before
    	// detection, so would catch a race condition consistently, despite only spawning 2 goroutines
    	for i := 0; i < 2; i++ {
    		go func() {
    Registered: Sat Jun 15 01:39:40 UTC 2024
    - Last Modified: Fri Jun 07 00:05:23 UTC 2024
    - 198.8K bytes
    - Viewed (0)
Back to top