Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 7 of 7 for toves (0.04 sec)

  1. tensorflow/compiler/mlir/tensorflow/transforms/tf_passes.td

      }];
      let constructor = "TF::CreatePrintPass()";
    }
    
    def MoveTpuCompileToFrontPass : Pass<"tf-move-tpu-compile-to-front", "mlir::func::FuncOp"> {
      let summary = "Moves compile ops to the front.";
      let description = [{
        Moves all _TPUCompileMlir ops as far to the front as possible. For example,
        if we have:
    
          %0 = "tf.OpA"(...)
          %1 = "tf._TPUCompileMlir"(...)
          %2 = "tf.OpB"(...)
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Wed Jun 12 21:18:05 UTC 2024
    - 99.6K bytes
    - Viewed (0)
  2. src/cmd/compile/internal/ssa/_gen/generic.rules

    (InterLECall [argsize] {auxCall} (Addr {fn} (SB)) ___) => devirtLECall(v, fn.(*obj.LSym))
    
    // Move and Zero optimizations.
    // Move source and destination may overlap.
    
    // Convert Moves into Zeros when the source is known to be zeros.
    (Move {t} [n] dst1 src mem:(Zero {t} [n] dst2 _)) && isSamePtr(src, dst2)
    	=> (Zero {t} [n] dst1 mem)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 16 22:21:05 UTC 2024
    - 135.3K bytes
    - Viewed (0)
  3. pkg/scheduler/internal/queue/scheduling_queue_test.go

    	if err != nil {
    		t.Fatalf("unexpected error from AddUnschedulableIfNotPresent: %v", err)
    	}
    	expectInFlightPods(t, q)
    	// This NodeAdd event moves unschedulablePodInfo and highPriorityPodInfo to the backoffQ,
    	// because of the queueing hint function registered for NodeAdd/fooPlugin.
    	q.MoveAllToActiveOrBackoffQueue(logger, NodeAdd, nil, nil, nil)
    Registered: Sat Jun 15 01:39:40 UTC 2024
    - Last Modified: Wed Jun 12 13:26:09 UTC 2024
    - 146.9K bytes
    - Viewed (0)
  4. src/cmd/compile/internal/ssa/_gen/ARM64.rules

    (MOVWstore  [off] {sym} ptr (FMOVSfpgp val) mem) => (FMOVSstore [off] {sym} ptr val mem)
    (FMOVSstore [off] {sym} ptr (FMOVSgpfp val) mem) => (MOVWstore [off] {sym} ptr val mem)
    
    // float <=> int register moves, with no conversion.
    // These come up when compiling math.{Float64bits, Float64frombits, Float32bits, Float32frombits}.
    (MOVDload  [off] {sym} ptr (FMOVDstore [off] {sym} ptr val _)) => (FMOVDfpgp val)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 15:49:20 UTC 2024
    - 113.1K bytes
    - Viewed (0)
  5. pkg/kubelet/kubelet_pods.go

    			status.RestartCount = oldStatus.RestartCount + 1
    
    		default:
    			// this collapses any unknown state to container waiting.  If any container is waiting, then the pod status moves to pending even if it is running.
    			// if I'm reading this correctly, then any failure to read status on any container results in the entire pod going pending even if the containers
    			// are actually running.
    Registered: Sat Jun 15 01:39:40 UTC 2024
    - Last Modified: Fri Jun 14 16:09:17 UTC 2024
    - 101.2K bytes
    - Viewed (0)
  6. tensorflow/compiler/mlir/tensorflow/translate/import_model.cc

          const std::vector<std::pair<std::string, TensorInfo>>& outputs,
          const std::vector<std::string> control_outputs,
          std::unordered_map<std::string, std::string>& tf_name_to_mlir_name);
    
      // Moves the functions in `sub_module` to `module_` and skips the duplicate
      // functions.
      Status MoveConvertedFunctionsToModule(
          absl::string_view name, mlir::ModuleOp sub_module,
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Wed May 01 11:17:36 UTC 2024
    - 183.2K bytes
    - Viewed (0)
  7. src/cmd/internal/obj/s390x/asmz.go

    			zRSY(op_CSG, uint32(p.From.Reg), uint32(p.Reg), uint32(p.To.Reg), uint32(v), asm)
    		}
    
    	case 80: // sync
    		zRR(op_BCR, 14, 0, asm) // fast-BCR-serialization
    
    	case 81: // float to fixed and fixed to float moves (no conversion)
    		switch p.As {
    		case ALDGR:
    			zRRE(op_LDGR, uint32(p.To.Reg), uint32(p.From.Reg), asm)
    		case ALGDR:
    			zRRE(op_LGDR, uint32(p.To.Reg), uint32(p.From.Reg), asm)
    		}
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Apr 16 17:46:09 UTC 2024
    - 176.7K bytes
    - Viewed (0)
Back to top