Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 61 for mcov (0.54 sec)

  1. src/cmd/compile/internal/test/inl_test.go

    		b, err = cmd.CombinedOutput()
    		if err != nil {
    			t.Fatalf("build failed (%v): %s", err, b)
    		}
    		mcov := collectInlCands(string(b))
    
    		// Make sure that there aren't any functions that are marked
    		// as inline candidates at base but not with coverage.
    		for k := range mbase {
    			if _, ok := mcov[k]; !ok {
    				t.Errorf("error: did not find %s in coverage -m output", k)
    			}
    		}
    	}
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Apr 09 04:07:57 UTC 2024
    - 10.7K bytes
    - Viewed (0)
  2. src/runtime/sys_openbsd_riscv64.s

    	MOVF	F27, (24*8)(X2)
    
    	MOV	m_g0(X10), g
    	CALL	runtime·save_g(SB)
    
    	CALL	runtime·mstart(SB)
    
    	// Restore callee-save registers.
    	MOV	(1*8)(X2), X8
    	MOV	(2*8)(X2), X9
    	MOV	(3*8)(X2), X18
    	MOV	(4*8)(X2), X19
    	MOV	(5*8)(X2), X20
    	MOV	(6*8)(X2), X21
    	MOV	(7*8)(X2), X22
    	MOV	(8*8)(X2), X23
    	MOV	(9*8)(X2), X24
    	MOV	(10*8)(X2), X25
    	MOV	(11*8)(X2), X26
    	MOV	(12*8)(X2), g
    	MOVF	(13*8)(X2), F8
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Oct 04 02:55:17 UTC 2023
    - 16.8K bytes
    - Viewed (0)
  3. src/runtime/asm_riscv64.s

    	// X11 already saved (A1)
    	MOV	X12, 6*8(X2)
    	MOV	X13, 7*8(X2)
    	MOV	X14, 8*8(X2)
    	MOV	X15, 9*8(X2)
    	MOV	X16, 10*8(X2)
    	MOV	X17, 11*8(X2)
    	MOV	X18, 12*8(X2)
    	MOV	X19, 13*8(X2)
    	MOV	X20, 14*8(X2)
    	MOV	X21, 15*8(X2)
    	MOV	X22, 16*8(X2)
    	MOV	X23, 17*8(X2)
    	MOV	X24, 18*8(X2)
    	MOV	X25, 19*8(X2)
    	MOV	X26, 20*8(X2)
    	// X27 is g.
    	MOV	X28, 21*8(X2)
    	MOV	X29, 22*8(X2)
    	MOV	X30, 23*8(X2)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Nov 09 13:57:06 UTC 2023
    - 27K bytes
    - Viewed (0)
  4. src/runtime/duff_riscv64.s

    	MOV	ZERO, (X25)
    	ADD	$8, X25
    	MOV	ZERO, (X25)
    	ADD	$8, X25
    	MOV	ZERO, (X25)
    	ADD	$8, X25
    	MOV	ZERO, (X25)
    	ADD	$8, X25
    	MOV	ZERO, (X25)
    	ADD	$8, X25
    	MOV	ZERO, (X25)
    	ADD	$8, X25
    	MOV	ZERO, (X25)
    	ADD	$8, X25
    	MOV	ZERO, (X25)
    	ADD	$8, X25
    	MOV	ZERO, (X25)
    	ADD	$8, X25
    	MOV	ZERO, (X25)
    	ADD	$8, X25
    	MOV	ZERO, (X25)
    	ADD	$8, X25
    	MOV	ZERO, (X25)
    	ADD	$8, X25
    	MOV	ZERO, (X25)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Mar 30 01:12:57 UTC 2022
    - 11.4K bytes
    - Viewed (0)
  5. src/runtime/sys_linux_riscv64.s

    finish:
    	MOV	8(X2), T0	// sec
    	MOV	16(X2), T1	// nsec
    	// restore stack
    	MOV	S2, X2
    	MOV	24(X2), T2
    	MOV	T2, m_vdsoPC(S3)
    
    	MOV	32(X2), T2
    	MOV	T2, m_vdsoSP(S3)
    	// sec is in T0, nsec in T1
    	// return nsec in T0
    	MOV	$1000000000, T2
    	MUL	T2, T0
    	ADD	T1, T0
    	MOV	T0, ret+0(FP)
    	RET
    
    fallback:
    	MOV	$8(X2), A1
    	MOV	$SYS_clock_gettime, A7
    	ECALL
    	MOV	8(X2), T0	// sec
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Nov 09 13:57:06 UTC 2023
    - 11.5K bytes
    - Viewed (0)
  6. test/codegen/memcombine.go

    	// ppc64le:`MOVD\s`,-`MOV[BHW]Z\s`
    	// ppc64:`MOVDBR\s`,-`MOV[BHW]Z\s`
    	return binary.LittleEndian.Uint64(b[idx:])
    }
    
    func load_le32(b []byte) uint32 {
    	// amd64:`MOVL\s\(.*\),`,-`MOV[BW]`,-`OR`
    	// 386:`MOVL\s\(.*\),`,-`MOV[BW]`,-`OR`
    	// s390x:`MOVWBR\s\(.*\),`
    	// arm64:`MOVWU\s\(R[0-9]+\),`,-`MOV[BH]`
    	// ppc64le:`MOVWZ\s`,-`MOV[BH]Z\s`
    	// ppc64:`MOVWBR\s`,-`MOV[BH]Z\s`
    	return binary.LittleEndian.Uint32(b)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Mar 21 19:45:41 UTC 2024
    - 29.7K bytes
    - Viewed (0)
  7. src/runtime/mkpreempt.go

    		if i == 23 {
    			continue // R23 is REGTMP
    		}
    		reg := fmt.Sprintf("R%d", i)
    		l.add(mov, reg, regsize)
    	}
    	l.add(mov, r28, regsize)
    	l.addSpecial(
    		mov+" HI, R1\n"+mov+" R1, %d(R29)",
    		mov+" %d(R29), R1\n"+mov+" R1, HI",
    		regsize)
    	l.addSpecial(
    		mov+" LO, R1\n"+mov+" R1, %d(R29)",
    		mov+" %d(R29), R1\n"+mov+" R1, LO",
    		regsize)
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Nov 20 17:19:36 UTC 2023
    - 15.3K bytes
    - Viewed (0)
  8. src/cmd/internal/obj/loong64/obj.go

    				p.Spadj = int32(-p.From.Offset)
    			}
    
    		case obj.AGETCALLERPC:
    			if cursym.Leaf() {
    				// MOV LR, Rd
    				p.As = mov
    				p.From.Type = obj.TYPE_REG
    				p.From.Reg = REGLINK
    			} else {
    				// MOV (RSP), Rd
    				p.As = mov
    				p.From.Type = obj.TYPE_MEM
    				p.From.Reg = REGSP
    			}
    		}
    
    		if p.To.Type == obj.TYPE_REG && p.To.Reg == REGSP && p.Spadj == 0 {
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Nov 21 19:22:18 UTC 2023
    - 19.7K bytes
    - Viewed (0)
  9. src/cmd/asm/internal/asm/testdata/riscv64.s

    	WORD	$0x9abcdef0	// WORD $2596069104	// f0debc9a
    
    	// MOV pseudo-instructions
    	MOV	X5, X6					// 13830200
    	MOV	$2047, X5				// 9302f07f
    	MOV	$-2048, X5				// 93020080
    	MOV	$2048, X5				// b71200009b820280
    	MOV	$-2049, X5				// b7f2ffff9b82f27f
    	MOV	$4096, X5				// b7120000
    	MOV	$2147479552, X5				// b7f2ff7f
    	MOV	$2147483647, X5				// b70200809b82f2ff
    	MOV	$-2147483647, X5			// b70200809b821200
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Mar 22 04:42:21 UTC 2024
    - 16.7K bytes
    - Viewed (0)
  10. src/cmd/internal/obj/mips/obj0.go

    				p.Spadj = int32(-p.From.Offset)
    			}
    
    		case obj.AGETCALLERPC:
    			if cursym.Leaf() {
    				/* MOV LR, Rd */
    				p.As = mov
    				p.From.Type = obj.TYPE_REG
    				p.From.Reg = REGLINK
    			} else {
    				/* MOV (RSP), Rd */
    				p.As = mov
    				p.From.Type = obj.TYPE_MEM
    				p.From.Reg = REGSP
    			}
    		}
    
    		if p.To.Type == obj.TYPE_REG && p.To.Reg == REGSP && p.Spadj == 0 {
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Apr 21 19:28:53 UTC 2023
    - 30.6K bytes
    - Viewed (0)
Back to top