Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 4 of 4 for lxsspx (0.09 sec)

  1. src/cmd/asm/internal/asm/testdata/ppc64_p10.s

    	PLWZ 1234567890(R4), $0, R3             // 06004996806402d2
    	PLWZ 1234567890(R0), $1, R3             // 06104996806002d2
    	PLXSD 1234(R1), $0, V1                  // 04000000a82104d2
    	PLXSSP 5(R1), $0, V2                    // 04000000ac410005
    	PLXSSP 5(R0), $1, V2                    // 04100000ac400005
    	PLXV 12346891(R6), $1, VS44             // 041000bccd86660b
    	PLXVP 12345678(R4), $1, VS4             // 041000bce884614e
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Mar 23 20:52:57 UTC 2023
    - 14.3K bytes
    - Viewed (0)
  2. src/cmd/internal/obj/ppc64/asm9_gtables.go

    	"PMXVF16GER2PN",
    	"PMXVF16GER2NP",
    	"PMXVF16GER2NN",
    	"PMXVF16GER2",
    	"PMXVBF16GER2PP",
    	"PMXVBF16GER2PN",
    	"PMXVBF16GER2NP",
    	"PMXVBF16GER2NN",
    	"PMXVBF16GER2",
    	"PLXVP",
    	"PLXV",
    	"PLXSSP",
    	"PLXSD",
    	"PLWZ",
    	"PLWA",
    	"PLQ",
    	"PLHZ",
    	"PLHA",
    	"PLFS",
    	"PLFD",
    	"PLD",
    	"PLBZ",
    	"PADDI",
    }
    
    var GenOpcodes = [...]uint32{
    	0x7c030162, // AXXSETACCZ
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Nov 16 20:18:50 UTC 2022
    - 42.6K bytes
    - Viewed (0)
  3. src/cmd/vendor/golang.org/x/arch/ppc64/ppc64asm/plan9.go

    			return op + " (" + args[2] + ")," + args[0]
    		}
    		return op + " (" + args[2] + ")(" + args[1] + ")," + args[0]
    
    	case LXVX, LXVD2X, LXVW4X, LXVH8X, LXVB16X, LVX, LVXL, LVSR, LVSL, LVEBX, LVEHX, LVEWX, LXSDX, LXSIWAX:
    		return op + " (" + args[2] + ")(" + args[1] + ")," + args[0]
    
    	case LXV:
    		return op + " " + args[1] + "," + args[0]
    
    	case LXVL, LXVLL:
    		return op + " " + args[1] + "," + args[2] + "," + args[0]
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Nov 22 17:16:14 UTC 2022
    - 10.9K bytes
    - Viewed (0)
  4. src/crypto/aes/asm_ppc64x.s

    	VXOR	IN0, TMP, IN0                    // vxor 1,1,6
    	VXOR	IN0, KEY, IN0                    // vxor 1,1,3
    	STXVD2X	IN0, (R0+OUTENC)
    	STXVD2X	IN0, (R0+OUTDEC)
    
    	RET
    
    l192:
    	LXSDX	(INP+R0), IN1                    // Load next 8 bytes into upper half of VSR.
    	XXBRD_ON_LE(IN1, IN1)                    // and convert to BE ordering on LE hosts.
    	MOVD	$4, CNT                          // li 7,4
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon May 20 18:05:32 UTC 2024
    - 18.6K bytes
    - Viewed (0)
Back to top